## 1. Features

The AK2365A includes 2nd-Mixer, AGC+BPF, PLL FM detector, noise squelch, and RSSI circuit. This device can eliminate $E$ to $J$ type ceramic filters, quadrature discriminator, and other external components.

- Low operating voltage: VDD $=2.6$ to 5.5 V
- Wide operating temperature: $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$
- High sensitivity: -102dBm at 12dB SINAD *De-emphasis + BPF
- Built-in PGA and 2nd Mixer
- Local frequency: $45.9 \mathrm{MHz}, 50.4 \mathrm{MHz}, 57.6 \mathrm{MHz}$ (Triple of $15.3,16.8$ and 19.2 MHz )
- Built-in programmable AGC+BPF circuits corresponding to $E$ to $J$ type ceramic filters
- Built-in PLL FM detector
- RSSI function
- Built-in noise squelch circuits
- Low consumption current: 6mA
- Compact plastic packaging: 32-pin QFNJ ( $4.0 \times 4.0 \times 0.75 \mathrm{~mm}, 0.4 \mathrm{~mm}$ pitch)


## 2. Applications

- Narrowband high performance professional digital wireless systems (Channel spacing for $6.25 \mathrm{kHz}, 12.5 \mathrm{kHz}$ )
- Digital convenience radio systems


## 3. Contents

1. Features .....  .1
2. Applications ..... 1
3. Contents ..... 2
4. Block Diagram ..... 3
5. Circuit Configuration ..... 4
6. Pin/Function ..... 5
7. Absolute Maximum Ratings ..... 7
8. Recommended Operating Conditions .....  .7
9. Digital DC Characteristics ..... 8
10. Digital AC Timing ..... 9
11. Power-up Sequence ..... 11
12. System Reset ..... 11
13. Power Consumption ..... 12
14. Analog Characteristics ..... 13
15. Serial Interface Configuration ..... 18
16. Calibration Procedure ..... 25
17. AGC Operation ..... 26
18. Recommended External Application Circuits ..... 27
19. Packaging ..... 31

## 4. Block Diagram



## 5. Circuit Configuration

| Block | Description |
| :--- | :--- |
| MIX | 2nd-mixer to convert the input signal down to 450kHz. |
| AGC+BPF | The circuit composed of AGC and BPF, where the desired signal is amplified and <br> spurious components included in the signal from the 2nd-mixer are eliminated. |
| IFBUF | The circuit to output filtered signal by AGC+BPF. |
| Divider | The circuit to divide the signal from LOIN pin. |
| Limiter | The circuit to amplify the signal filtered at the AGC+BPF stage and generate rectangular <br> wave. |
| DISCRI | The demodulator circuit with PLL FM detector, where the audio signal is recovered. |
| LPF | The Low-pass filter to eliminate the noise generated at the DISCRI stage. |
| Noise AMP | The amplifiers to compose the Band-pass filter for noise squelch. |
| Noise Rectifier | The rectification circuit to detect the noise level. |
| Comparator | The circuit to compare the noise level with reference voltage level. |
| RSSI | The circuit to indicate the Received Signal Strength Indicator (RSSI) by generating a DC <br> voltage corresponding to the input level from Limiter. |
| VIREF | The circuit to generate internal reference voltage. |
| LDO | The circuit to supply 1.8 V power for some circuits. |
| Control Logic | The control register controls the status of internal condition by serial data that consists of <br> 1 instruction bit, 6 address bits and 8 data bits. |

## 6. Pin/Function

| Package | Signal |  |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| Pin No | Name | Type | Conditions at power down |  |
| 1 | IFIP | AI | Note 1) | IF signal input pin |
| 2 | NC | AIO | Z | NC pin |
| 3 | NC | AIO | Z | NC pin |
| 4 | NC | AIO | Z | NC pin |
| 5 | NC | AIO | Z | NC pin |
| 6 | VREFA | AO | Low | LDO reference pin Connect the capacitor to stabilize LDO reference voltage. |
| 7 | AVSS | PWR | - | Analog VSS power supply pin |
| 8 | AVDD | PWR | - | Analog VDD power supply pin |
| 9 | BIAS | AO | Z | Output pin to connect bias resistor for reference voltage |
| 10 | NRECTO | AI | Note 2) | Output pin for the rectification circuit |
| 11 | NAMPO | AO | Z | Output pin for noise squelch amplifier |
| 12 | NAMPI | AI | Z | Input pin for noise squelch amplifier |
| 13 | AUDIOOUT | AO | Note 3) | Demodulated audio signal output pin |
| 14 | DISCOUT | AO | Note 4) | Pin2 for Discriminator Low-pass filter |
| 15 | PDOUT | AO | Z | Pin1 for Discriminator Low-pass filter |
| 16 | RSSIOUT | AO | Z | Output pin to connect capacitor for Received Signal Strength Indicator(RSSI) |
| 17 | IFOUT | AO | Note 5) | Output pin for IFBUF |
| 18 | AVSS2 | PWR | - | Analog VSS power supply pin |
| 19 | PDN | DI | Z | Power down pin for LDO |
| 20 | RSTN | DI | Z | Hardware reset pin |
| 21 | CSN | DI | Z | Chip select input pin for serial data |
| 22 | SCLK | DI | Z | Clock input pin for serial data |
| 23 | SDATA | DB | Z | Input and output pin for serial data |
| 24 | DETO | DO | Z | Signal detect output pin |
| 25 | DVDD | PWR | - | Digital VDD power supply pin. |
| 26 | DVSS | PWR | - | Digital VSS power supply pin. |
| 27 | VREFD | AO | Low | LDO reference pin Connect the capacitor to stabilize LDO reference voltage. |
| 28 | AVSS3 | PWR | - | Analog VSS power supply pin |
| 29 | AGNDOUT | AO | Low | Analog ground output pin. <br> Connect the capacitor to stabilize the analog ground level. |
| 30 | AGNDIN | AI | Low | Analog ground input pin. Connect the capacitor to stabilize the analog ground level. |
| 31 | LOCAP | AI | Note 6) | Local signal input pin |
| 32 | LOIN | AI | Note 6) | Local signal input pin |

Note A: Analog, D: Digital, PWR: Power, I: Input, O: Output, B: Bidirectional, Z: High-Z, L: Low
Note 1) Connecting internally to VSS pin by $50 \mathrm{k} \Omega$
Note 2) Connecting internally to VDD pin by $720 \mathrm{k} \Omega$
Note 3) Connecting internally to VSS pin by $830 \mathrm{k} \Omega$

Note 4) Connecting internally to VSS pin by $50 \mathrm{k} \Omega$
Note 5) Connecting internally to VSS pin by $480 \mathrm{k} \Omega$
Note 6) Connecting internally to VDD pin by $139 \mathrm{k} \Omega$

- Pin Assignment



## 7. Absolute Maximum Ratings

| Parameter | Symbol | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| Power Supply Voltage | AVDD | -0.3 | 6.5 | V |
|  | DVDD | -0.3 | 6.5 | V |
| Ground Level | VSS | 0 | 0 | V |
|  | $\mathrm{V}_{\mathbb{I N}}$ analog | -0.3 | $\mathrm{AVDD}+0.3$ | V |
|  | $\mathrm{~V}_{\mathbb{N}}$ digital | -0.3 | $\mathrm{DVDD}+0.3$ | V |
| Input Current <br> (Except power supply pin) | $\mathrm{I}_{\mathbb{N}}$ | -10 | +10 | mA |
| Storage Temperature | $\mathrm{T}_{\mathrm{stg}}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |

Note : All voltages are relative to the VSS pin.
Caution : Exceeding these maximum ratings can result in damage to the device.
Normal operation cannot be guaranteed under this extreme.

## 8. Recommended Operating Conditions

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Units |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Operating Temperature | Ta |  | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| Power Supply Voltage | AVDD |  | 2.6 | 3.0 | 5.5 | V |
|  | DVDD | DVDD $\leq$ AVDD | 2.6 | 3.0 | 5.5 | V |
| Analog Reference Voltage | AGND | AGNDOUT | $1 / 2$ <br> VREFA |  | V |  |
| Output Load Resistance | $\mathrm{R}_{\mathrm{L} 1}$ | AUDIOOUT, DISCOUNT, <br> NAMPO | 30 |  |  | $\mathrm{k} \Omega$ |
|  | $\mathrm{C}_{\mathrm{L} 1}$ | AUDIOOUT, DISCOUNT, <br> NAMPO |  |  | 15 | pF |
|  | $\mathrm{C}_{\mathrm{L} 2}$ | IFOUT | pF |  |  |  |

Note : All voltages are relative to the VSS pin.

## 9. Digital DC Characteristics

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| High level input voltage | $\mathrm{V}_{\mathrm{H}}$ | RSTN, SCLK, SDATA, <br> CSN, PDN | $0.8 D V D D$ |  | V |  |
| Low level input voltage | $\mathrm{V}_{\mathrm{IL}}$ | RSTN, SCLK, SDATA, <br> CSN, PDN |  |  | 10.2 DVDD | V |
| High level input current | $\mathrm{I}_{\mathrm{H}}$ | VIH=DVDD <br> RSTN, SCLK, SDATA, <br> CSN, PDN | uA |  |  |  |
| Low level input current | $\mathrm{I}_{\mathrm{IL}}$ | VIL=OV <br> RSTN, SCLK, SDATA, <br> CSN, PDN | -10 |  | uA |  |
| High level output voltage | $\mathrm{V}_{\text {OH }}$ | IOH=+0.2mA <br> SDATA | DVDD-0.4 |  | DVDD | V |
| Low level output voltage | $\mathrm{V}_{\mathrm{OL}}$ | IOL=-0.4mA <br> SDATA, DETO | 0.0 |  | 0.4 | V |

## 10. Digital AC Timing

1) Serial Interface Timing

AK2365A is connected to a CPU by three-wired interface through CSN, SCLK and SDATA pins, which can make reading and writing data for control registers.
Serial data named SDATA is consist of 1 -bit read and write instruction(R/W), 6-bit address (A5 to A0) and 8 -bit data(D7 to D0) in one frame.

Write mode


Read mode


R/W : Instruction bit controls to write data to AK2365A or read back from it. When set to low, AK2365A is in write mode. When set to high, AK2365A is in read mode.

A5 to A0: Register address to be accessed.
D7 to D0: Write or read date to be accessed.
<1> CSN(Chip select) is normally selected high for disable.
When CSN is set to low, serial interface becomes active.
<2> In write mode, instruction, address and data input from SDATA pin are synchronized and latched with the rising edge of 16 iterations of SCLK clock. Set to low between address A0 and data D7. Input data is fixed synchronized with the rising edge of 16th clock. Note that if CSN become "H" before 16th clock, setting data becomes invalid. During the period when CSN is set to "L", consecutive writing is available.
<3> In read mode, instruction and address are synchronized and latched with the rising edge of 7 iterations of SCLK clock. And the register data are output from SDATA pin synchronized with the falling edge of 9 iterations of SCLK clock. The data between address A0 and data D7 is unstable. During the period when data is output, input to SDATA must be "Hi-z". Set CSN to " H " once reading is completed because consecutive reading is not valid.
2) Detail Timing Chart

Write mode


SDATA (Output)
Read mode


Rising and falling time


| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| CSN setup time | $\mathrm{t}_{\mathrm{Css}}$ |  | 100 |  |  | ns |
| SDATA setup time | $\mathrm{t}_{\mathrm{DS}}$ |  | 100 |  |  | ns |
| SDATA hold time | $\mathrm{t}_{\mathrm{DH}}$ |  | 100 |  |  | ns |
| SCLK high time | $\mathrm{t}_{\mathrm{WH}}$ |  | 500 |  |  | ns |
| SCLK low time | $\mathrm{t}_{\mathrm{WL}}$ |  | 500 |  |  | ns |
| CSN low hold time | $\mathrm{t}_{\mathrm{CSLH}}$ |  | 100 |  |  | ns |
| CSN high hold time | $\mathrm{t}_{\mathrm{CSHH}}$ |  | 100 |  |  | ns |
| SDATA Hi-Z setup time | $\mathrm{t}_{\text {SD }}$ |  | 500 |  |  | ns |
| SCLK to SDATA output delay <br> time | $\mathrm{t}_{\mathrm{DD}}$ | 20 pF load |  |  | 400 | ns |
| CSN to SDATA input delay time | $\mathrm{t}_{\mathrm{CD}}$ | 20 pF load | 200 |  |  | ns |
| SCLK rising time | $\mathrm{t}_{\mathrm{R}}$ |  |  |  | 250 | ns |
| SCLK falling time | $\mathrm{t}_{\mathrm{F}}$ |  |  |  | 250 | ns |

Note) Digital input and output timing is relative to 0.5DVDD of rising signal and falling signal.

## 11. Power-up Sequence



Note) After PDN is set to "High", registers remain undefined. In order to initialize them, RSTN is set to "High"

## 12. System Reset

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Remarks |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| Hardware reset signal <br> input width | t RSTN | RSTN pin | 1 |  |  | $\mu \mathrm{~s}$ | $\left.{ }^{*} 1\right)$ |
| Software reset |  | SRST <br> register |  |  |  |  | $\left.{ }^{*} 2\right)$ |

*1) After power-on, be sure to perform a hardware reset operation (register initialization). The system is reset by a low pulse input of $1 \mu \mathrm{~s}$ (min.) and enters the normal operation state. At this moment, the digital (DI) pins are set as follows: RSTN pin to High, SCLK pin to Low, SDATA pin to Low, CSN pin to Low.

*2) When data $0 \times 04: 10101010$ is written to the SRST[7:0] register, software reset is performed. This setting initializes the registers and the operation mode is set to mode 2 (Standby 2). After software reset is completed, this register comes to " 0 ".

## 13. Power Consumption

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Consumption | IDD0 | Mode 0 <br> Power down |  |  | 0.01 | mA |
|  | IDD1 | Mode 1 <br> (Prohibited) |  |  |  |  |
|  | IDD2 | Mode 2 <br> Standby(initial value) |  | 0.4 | 0.7 |  |
|  | IDD3 | Mode 3 |  | 1 | 1.6 |  |
|  | IDD4 | Mode 4 <br> Digital Mode 1 with no signal input |  | 5.6 | 7.5 |  |
|  | IDD5 | Mode 5 <br> Digital Mode 2 with no signal input |  | 6 | 8 |  |
|  | IDD6 | Mode 6 <br> Analog Mode with no signal input |  | 6 | 8 |  |
|  | IDD7 | Mode 7 <br> Full Power On with no signal input |  | 7 | 9.8 |  |

Note 1) Do not use Mode1.

## 14. Analog Characteristics

For the following conditions unless otherwise specified: Mode 6 , $\mathrm{LOIN}=50.4 \mathrm{MHz}, \mathrm{IFIP}=50.85 \mathrm{MHz}$, $\Delta f= \pm 1.5 \mathrm{kHz}$, fmod=1kHz, AGC+BPF=F2, \{AGC_OFF\}=0, the exposure back pad of the package is connected to VSS, with the external circuit shown in example page 26 to 28.

1) Local

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Units | Notes |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| Local Frequency | FLO | LOIN |  | 45.9 |  |  |  |
|  |  |  |  | 50.4 |  |  |  |
| Input amplitude | V LO $^{2}$ | LOIN | 0.2 |  | 2.0 | V $_{\text {PP }}$ | Note 1) |

Note 1) Input from LOIN pin through DC cut
2) 2nd Mixer

| Parameter | Condition | Min. | Typ. | Max. | Units | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Impedance |  |  | 50 |  | $\Omega$ | Note 2) |
| Input Frequency |  |  | $\mathrm{F}_{\mathrm{Lo}}$ |  | MHz |  |
| Voltage Gain |  |  | 28 |  |  | dB |

Note 2) Include external matching circuit
3) Discriminator

| Parameter | Condition | Min. | Typ. | Max. | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Demodulation <br> Output Level | $\Delta \mathrm{f}= \pm 3.0 \mathrm{kHz}, \mathrm{fmod}=1 \mathrm{kHz}$, <br> LIMIER IN to AUDIOOUT <br> \{BAND $\}=1$ | 70 | 100 | 130 | mVrms |  |
| $\mathrm{ff}= \pm 1.5 \mathrm{kHz}$, fmod $=1 \mathrm{kHz}$, <br> LIMITER IN to AUDIOOUT <br> \{BAND $\}=0$ | 70 | 100 | 130 | mVrms |  |  |
| S/N Ratio | $\Delta \mathrm{f}= \pm 3.0 \mathrm{kHz}$, fmod=1kHz, <br> Vin=-16dBm <br> LIMITER IN to AUDIOOUT <br> \{BAND $\}=1$ | 43 | 50 |  | dB | Note 3) |

Note 3) With De-emphasis + BPF(0.3 to 3kHz)
4) RX Overall Characteristics

| Parameter | Condition | Min. | Typ. | Max. | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 12dB SINAD <br> Input Sensitivity | Mode 5 <br> Total Gain <br> Maximum gain setting for AGC <br> IFIP to IFOUT <br> \{IFOG[1:0]\} |  | -102 |  | dBm | Note 4) |
| Mode 5 <br> Minimum gain setting for AGC <br> IFIP to IFOUT <br> \{IFOG[1:0]\} |  | 84 |  | dB |  |  |

Note 4) With De-emphasis+BPF(0.3 to 3kHz)
5) RSSI Characteristics

| Parameter | Condition | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| RSSI Output Voltage | IFIP to RSSIOUT <br> \{AGC_OFF $\}=0$, <br> IFIP=-100dBm Input | 0.05 | 0.3 | 0.7 | V |  |
|  | IFIP to RSSIOUT <br> \{AGC_OFF $\}=0$, <br> IFIP=-30dBm Input | 1.4 | 2.0 | 2.6 | V |  |


6) Noise Squelch Characteristics

| Parameter | Condition | Min. | Typ. | Max. | Units | Notes |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Noise Detection <br> Level | NRECTO to DETO <br> Detect High |  | 0.5 | 0.7 | V |  |
| NRECTO to DETO <br> Detect Low | 0.3 | 0.4 |  | V |  |  |
| Noise Detection <br> Characteristic | NAMPI to NRECTO <br> Input: $31 \mathrm{kHz}, 0.1 \mathrm{mVrms}$ | 0.2 | 0.3 | 0.4 | V |  |
|  | NAMPI to NRECTO <br> Input: $31 \mathrm{kHz}, 0.25 \mathrm{mVrms}$ | 0.5 | 0.65 | 0.8 | V |  |



## 7) AGC+BPF Characteristics

7.1) F0 (E type)

| Parameter | Condition | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Attenuation Characteristics <br> (relative to the gain at 450 kHz ) | 435 kHz |  |  | -50 | dB |  |
|  | 442.5 kHz | -6 |  |  | dB |  |
|  | 457.5 kHz | -6 |  |  | dB |  |
|  | 465 kHz |  |  | -50 | dB |  |
| Gain ripple | Within $450 \pm 5 \mathrm{kHz}$ |  |  | 3 | dB |  |

7.2) F1 (F type)

| Parameter | Condition | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Attenuation Characteristics <br> (relative to the gain at 450 kHz ) | 437.5 kHz |  |  | -50 | dB |  |
|  | 444 kHz | -6 |  |  | dB |  |
|  | 456 kHz | -6 |  |  | dB |  |
|  | 462.5 kHz |  |  | -50 | dB |  |
| Gain ripple | Within $450 \pm 4 \mathrm{kHz}$ |  |  | 3 | dB |  |

7.3) F2 (G type)

| Parameter | Condition | Min. | Typ. | Max. | Units | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Attenuation Characteristics <br> (relative to the gain at 450 kHz ) | 439kHz |  |  | -50 | dB |  |
|  | 445.5 kHz | -6 |  |  | dB |  |
|  | 454.5 kHz | -6 |  |  | dB |  |
|  | 461kHz |  |  | -50 | dB |  |
| Gain ripple | Within $450 \pm 3 \mathrm{kHz}$ |  |  | 3 | dB |  |

7.4) F3 (H type)

| Parameter | Condition | Min. | Typ. | Max. | Units | Notes |
| :--- | ---: | :---: | :---: | :---: | :---: | :---: |
| Attenuation <br> Characteristics <br> (relative to the gain <br> at 450kHz) | 441 kHz |  |  | -50 | dB |  |
|  | 447 kHz | -6 |  |  | dB |  |
|  | 453 kHz | -6 |  |  | dB |  |
| Gain ripple | 459 kHz |  |  | -50 | dB |  |

7.5) F4 (J type)

| Parameter | Condition | Min. | Typ. | Max. | Units | Notes |
| :--- | ---: | :---: | :---: | :---: | :---: | :---: |
| Attenuation <br> Characteristics | 443 kHz |  |  | -50 | dB |  |
| (relative to the gain <br> at 450kHz) | 448 kHz | -6 |  |  | dB |  |
|  | 452 kHz | -6 |  |  | dB |  |
| Gain ripple | 457 kHz |  |  | -50 | dB |  |






8) IFBUF Characteristics

| Parameter | Condition | Min. | Typ. | Max. | Units | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| Settling time | IFBUF to IFOUT, <br> IFBUF=0.32Vpp/step <br> $\mathrm{C}_{\mathrm{L} 2}=21 \mathrm{pF},\{\mathrm{IFOG}[1: 0]\}=00$ |  | 100 |  | ns |  |

Note: Convergence time within $1 \%$ when 0.32 Vpp step signal input to IFBUF pin

## 15. Serial Interface Configuration

1) Register Configuration

| Name | ADRS | D7(MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0(LSB) | W/R |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Control register 1 | 0x01 | BS[2:0] |  |  | BAND | BPF_BW[1:0] |  | LOFREQ[1:0] |  | W/R |
|  |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |  |
| Control register 2 | 0x02 | Reserved | $\begin{aligned} & \text { AGC- } \\ & \text { KEEP } \end{aligned}$ | $\begin{aligned} & \text { AGC } \\ & \text { FAST } \end{aligned}$ | Reserved | AGC_TIME[1:0] |  | $\begin{aligned} & \text { AGC1_ } \\ & \text { STEP } \end{aligned}$ | CAL | W/R |
|  |  | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |  |
| Control register 3 | 0x03 | Reserved |  |  |  |  |  | IFOG[1:0] |  | W/R |
|  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| Software -reset | 0x04 | SRST[7:0] |  |  |  |  |  |  |  | W |
|  |  | - | - | - | - | - | - | - | - |  |
| Reserved | $\begin{gathered} 0 \times 05 \\ \text { to } \\ 0 \times 0 \mathrm{~A} \end{gathered}$ | Reserved |  |  |  |  |  |  |  | - |
| Control register 4 | 0x0B | $\begin{gathered} \text { BPF_BW } \\ {[2]} \end{gathered}$ | $\begin{gathered} \text { AGC } \\ \text { OFF } \end{gathered}$ | AGC1_G[5:0] |  |  |  |  |  | W/R |
|  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |
| Control register 5 | 0x0C | Reserved |  |  | AGC2_G[4:0] |  |  |  |  | W/R |
|  |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

Note: Do not access the data except specified address above.
2) Description of registers

Address $0 \times 01$ (Control Register 1)

| Name | D7(MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0(LSB) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Control Register 1 | BS[2:0] |  |  | BAND | BPF_BW[1:0] |  | LOFREQ[1:0] |  |
| Initial Value | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |

BS[2:0]: Operation mode setting

| PDN pin | BS[2] | BS[1] | $\mathrm{BS}[0]$ | Mode name | LDOD | $\begin{aligned} & \text { LDOA, } \\ & \text { AGNDIN } \end{aligned}$ | VREF | $\begin{gathered} \hline \text { MIX } \\ \text { AGC, } \\ \text { BFF, } \\ \text { Divider } \\ \hline \end{gathered}$ | IFBUF | Limiter, RSSI | DISCRI, Noise Squelch |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | - | - | - | Mode 0 (Powerdown) | OFF | OFF | OFF | OFF | OFF | OFF | OFF |
| 1 | 0 | 0 | 1 | Mode 1 (Note1) | ON | OFF | OFF | OFF | OFF | OFF | OFF |
| 1 | 0 | 1 | 0 | Mode 2 (initial value) | ON | ON | OFF | OFF | OFF | OFF | OFF |
| 1 | 0 | 1 | 1 | Mode 3 | ON | ON | ON | OFF | OFF | OFF | OFF |
| 1 | 1 | 0 | 0 | Mode 4 | ON | ON | ON | ON | ON | OFF | OFF |
| 1 | 1 | 0 | 1 | Mode 5 | ON | ON | ON | ON | ON | ON | OFF |
| 1 | 1 | 1 | 0 | Mode 6 | ON | ON | ON | ON | OFF | ON | ON |
| 1 | 1 | 1 | 1 | Mode 7 | ON | ON | ON | ON | ON | ON | ON |

Note1: Do not use Mode1.
Note2: Do not set the combination of the code which is not defined in the table given above.

BAND:Demodulated signal level setting

| BAND | Function |
| :---: | :---: |
| 0 | Narrow |
| 1 | Wide |

Note1: When $\{B A N D\}$ register is set to " 0 ", demodulated signal level at AUDIOOUT pin, when input signal is $\Delta f= \pm 1.5 \mathrm{kHz}$ dev, is 100 mVrms typ. When \{BAND\} register is set to " 1 ", demodulated signal level at AUDIOOUT pin, when input signal is $\Delta f= \pm 3.0 \mathrm{kHz}$ dev, is 100 mVrms typ.

BPF_BW[1:0]: BPF band width setting

| BPF_BW <br> $[2]$ | BPF_BW <br> $[1]$ | BPF_BW <br> $[0]$ | name | 6 dB <br> attenuation | Attenuation <br> band width |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $0 / 1$ | $0 / 1$ | F0 | $\pm 7.5 \mathrm{kHz}$ | $\pm 15 \mathrm{kHz}$ |
| 0 | 0 | 0 | F1 | $\pm 6 \mathrm{kHz}$ | $\pm 12.5 \mathrm{kHz}$ |
| 0 | 0 | 1 | F2 | $\pm 4.5 \mathrm{kHz}$ | $\pm 11 \mathrm{kHz}$ |
| 0 | 1 | 0 | F3 | $\pm 3 \mathrm{kHz}$ | $\pm 9 \mathrm{kHz}$ |
| 0 | 1 | 1 | F4 | $\pm 2 \mathrm{kHz}$ | $\pm 7 \mathrm{kHz}$ |

LOFREQ[1:0]: Local frequency setting

| LOFREQ <br> $[1]$ | LOFREQ <br> $[0]$ | Local frequency |
| :---: | :---: | :---: |
| 0 | 0 | 45.9 MHz |
| 0 | 1 | 50.4 MHz |
| 1 | 0 | 57.6 MHz |

Note: Do no set the combination of the code which is not defined in the table given above.

Address 0x02 (Control Register 2)

| Name | D7(MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0(LSB) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Control Register 2 | Reserved | AGC_ <br> KEEP | AGC- <br> FAST | Reserved | AGC_TIME[1:0] | AGC1_S S <br> TEP | CAL |  |
| Initial Value | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |

AGC_KEEP : The function of AGC1/2 gain keeping
When the AGC function is active, the gain setting of AGC1/2 is kept during AGC_KEEP="1".On the other hand, the gain setting of AGC1/2 is changed by IFIP signal during AGC_KEEP="0".
0 : The gain setting of AGC $1 / 2$ is changed by IFIP signal. (default)
1 : The gain setting of AGC1/2 is kept.
Note: When setting the operation mode $4,5,6,7$, AGC_KEEP is available.
AGC_FAST : AGC control switching
0 :The time constant of response time is changed by conditions that AGC1/AGC2 output level converges between the upper limit and lower limit(convergence) or not(attack/release).
attack/release : AGC response time is the same as AGC_TIME[1:0]="00".
convergence : AGC response time is set with ACG_TIME[1:0].
This setting provides the fast response time that can be followed the burst signal. (recommended)
1 :AGC control is operated with AGC response time described in AGC_TIME[1:0]. (default)
Note : The response speed of AGC must be set to AGC_FAST=0, AGC_TIME[1:0]="11", AGC1_STEP=0. ACS (Adjacent Channel Selectivity) performance is optimized by preventing the periodic operation due to a strong unwanted signal.

AGC_TIME[1:0]: AGC response time setting This register set response time for AGC1 gain and AGC2 gain to change by 1 step.

| AGC_TIME <br> [1] | AGC_TIME <br> [0] | AGC response time [ms] |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | AGC1_STEP=0 setting |  | AGC1_STEP=1 setting |  |  |  |
|  |  | 0.56 | 8.50 | 8.50 | 0.38 | 4.35 | 4.35 |
| 0 |  | 0.92 | 8.79 | 8.79 | 0.56 | 4.50 | 4.50 |
| 1 |  | 1.64 | 9.37 | 9.37 | 0.93 | 4.79 | 4.79 |
| 1 |  | 3.08 | 10.52 | 10.52 | 1.66 | 5.38 | 5.38 |

Note 1: Values above indicate response time during AGC gain changes from maximum to minimum or from minimum to maximum.
Note 2: The response speed of AGC must be set to AGC_FAST=0, AGC_TIME[1:0]="11", AGC1_STEP=0. ACS (Adjacent Channel Selectivity) performance is optimized by preventing the periodic operation due to a strong unwanted signal.

State A: AGC1 output level is beyond the upper limit.
State B: AGC1 output level is within the upper limit and AGC2 output level is beyond the upper limit.
State C: AGC2 output level is under the lower limit.

| Data | Function | Operation |  | Notes |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 |  |
| AGC1_ST <br> EP | AGC1 gain switching range <br> setting (Note1) | $\pm 1 \mathrm{~dB}$ (recommended) | $\pm 2 \mathrm{~dB}$ |  |
| CAL | Discriminator circuit calibration <br> start trigger (Note2) | Invalid | Start |  |

Note 1: The response speed of AGC must be set to AGC_FAST=0, AGC_TIME[1:0]="11", AGC1_STEP=0. ACS (Adjacent Channel Selectivity) performance is optimized by preventing the periodic operation due to a strong unwanted signal.
Note 2: calibration is performed synchronized with the rising edge of \{CAL\}. After calibration is completed, this register is set to " 0 " automatically. It takes 1.3 ms before calibration is completed.
Refer to "calibration procedure" for further information.

Address 0x03 (Control Register 3)

| Name | D7(MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0(LSB) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Control Register 3 | Reserved |  |  |  |  |  |  |  |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

IFOG[1:0]: IFBUF Gain setting

| IFOG <br> $[1]$ | IFOG <br> $[0]$ | IFBUF Gain[dB] |
| :---: | :---: | :---: |
| 0 | 0 | 6 |
| 0 | 1 | 9 |
| 1 | 0 | 12 |
| 1 | 1 | 15 |

Address 0x04 (Software Reset)

| Name | D7(MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0(LSB) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Software-reset | SRST[7:0] |  |  |  |  |  |  |  |
| Initial Value | - | - | - | - | - | - | - | - |

When data 0x04:10101010 is written to the SRST[7:0] register, software reset is performed.
Refer to System Reset for further information.
Address 0x0B (Control Register 4)

| Name | D7(MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0(LSB) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Control Register 4 | BPF_BW <br> [2] | AGC_ <br> OFF | AGC1_G[5:0] |  |  |  |  |  |  |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |


| Data | Function | Operation |  | Notes |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 |  |
| BPF_BW[2] | F0 <br> $( \pm 7.5 \mathrm{kHz})$ | OFF | ON |  |
| AGC_ <br> OFF | AGC function | Disable <br> (AGC Auto operation) | Enable <br> (AGC manual operation) |  |
| AGC1_G[5:0] | AGC1 gain <br> adjustment | 21 to -19 dB by 1dB step |  | Available only <br> \{AGC_OFF\} $=1$ |


| AGC1_G[5] | AGC1_G[4] | AGC1_G[3] | AGC1_G[2] | AGC1_G[1] | AGC1_G[0] | Gain [dB] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 21 |
| 0 | 1 | 0 | 1 | 0 | 0 | 20 |
| 0 | 1 | 0 | 0 | 1 | 1 | 19 |
| 0 | 1 | 0 | 0 | 1 | 0 | 18 |
| 0 | 1 | 0 | 0 | 0 | 1 | 17 |
| 0 | 1 | 0 | 0 | 0 | 0 | 16 |
| 0 | 0 | 1 | 1 | 1 | 1 | 15 |
| 0 | 0 | 1 | 1 | 1 | 0 | 14 |
| 0 | 0 | 1 | 1 | 0 | 1 | 13 |
| 0 | 0 | 1 | 1 | 0 | 0 | 12 |
| 0 | 0 | 1 | 0 | 1 | 1 | 11 |
| 0 | 0 | 1 | 0 | 1 | 0 | 10 |
| 0 | 0 | 1 | 0 | 0 | 1 | 9 |
| 0 | 0 | 1 | 0 | 0 | 0 | 8 |
| 0 | 0 | 0 | 1 | 1 | 1 | 7 |
| 0 | 0 | 0 | 1 | 1 | 0 | 6 |
| 0 | 0 | 0 | 1 | 0 | 1 | 5 |
| 0 | 0 | 0 | 1 | 0 | 0 | 4 |
| 0 | 0 | 0 | 0 | 1 | 1 | 3 |
| 0 | 0 | 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | -1 |
| 1 | 1 | 1 | 1 | 1 | 0 | -2 |
| 1 | 1 | 1 | 1 | 0 | 1 | -3 |
| 1 | 1 | 1 | 1 | 0 | 0 | -4 |
| 1 | 1 | 1 | 0 | 1 | 1 | -5 |
| 1 | 1 | 1 | 0 | 1 | 0 | -6 |
| 1 | 1 | 1 | 0 | 0 | 1 | -7 |
| 1 | 1 | 1 | 0 | 0 | 0 | -8 |
| 1 | 1 | 0 | 1 | 1 | 1 | -9 |
| 1 | 1 | 0 | 1 | 1 | 0 | -10 |
| 1 | 1 | 0 | 1 | 0 | 1 | -11 |
| 1 | 1 | 0 | 1 | 0 | 0 | -12 |
| 1 | 1 | 0 | 0 | 1 | 1 | -13 |
| 1 | 1 | 0 | 0 | 1 | 0 | -14 |
| 1 | 1 | 0 | 0 | 0 | 1 | -15 |
| 1 | 1 | 0 | 0 | 0 | 0 | -16 |
| 1 | 0 | 1 | 1 | 1 | 1 | -17 |
| 1 | 0 | 1 | 1 | 1 | 0 | -18 |
| 1 | 0 | 1 | 1 | 0 | 1 | -19 |

Note: Do not set the combination of the code which is not defined in the table given above.

Address 0x0C (Control Register 5)

| Name | D7(MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0(LSB) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Control Register 5 | Reserved |  |  |  | AGC2_G[4:0] |  |  |  |  |  |
| Initial Value | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |


| Data | Function | Operation |  | Notes |
| :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 |  |


| AGC2_G[4] | AGC2_G[3] | AGC2_G[2] | AGC2_G[1] | AGC2_G[0] | Gain [dB] |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 0 | 12 |
| 0 | 1 | 0 | 1 | 1 | 11 |
| 0 | 1 | 0 | 1 | 0 | 10 |
| 0 | 1 | 0 | 0 | 1 | 9 |
| 0 | 1 | 0 | 0 | 0 | 8 |
| 0 | 0 | 1 | 1 | 1 | 7 |
| 0 | 0 | 1 | 1 | 0 | 6 |
| 0 | 0 | 1 | 0 | 1 | 5 |
| 0 | 0 | 1 | 0 | 0 | 4 |
| 0 | 0 | 0 | 1 | 1 | 3 |
| 0 | 0 | 0 | 1 | 0 | 2 |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 |

Note: Do not set the combination of the code which is not defined in the table given above.

## 16. Calibration Procedure

AK2365A employs a function to calibrate free-running frequency of VCO in Discriminator and demodulated signal level. Before starting RX Operation, calibration is required in order to acquire proper VCO operation range and demodulated signal level

Following procedure is required before calibration.
<1> Start up the external TCXO and continuously supply LO signal to AK2365A.
<2> Set "110" to 0x01 \{BS[2:0]\} and start up all circuits. After this operation, the circuits necessary for calibration (LOBUF, VIREF, Discriminator) will be powered on and calibration can be possible in 500us.
$<3>$ Calibration is begun by setting " 1 " to address $0 \times 02$ \{CAL\}. When the calibration is executed once, the calibration operation cannot be stopped excluding master reset. Even if " 0 " is written in $\{\mathrm{CAL}\}$, the calibration is completely executed.
$<4>$ Calibration data is maintained excluding the time when the master reset is executed or DVDD power supply is down.
$<5>$ It takes 1.5 ms for Discriminator to become steady after the calibration is completed.

## Power-up sequence recommendation

LOIN (external)



## 17. AGC Operation

AK2365A has two AGC circuits, AGC1 and AGC2. The signal level from IFIP pin is adjustable automatically by AGC1/2. The following graphs show IFIP input vs. IFOUT output characteristics by setting $\left\{\right.$ AGC1_STEP\}=0/1, $\left\{\right.$ IFOG[1:0]\}=00, $\left\{A G C \_O F F\right\}=0$. Setting $\left\{A G C \_O F F\right\}=1$ can disable automatic gain adjustable operation and also enable manual gain operation by \{AGC1_G[5:0]\}, \{AGC2_G[4:0]\} registers.



## 18. Recommended External Application Circuits

1) Power supply stabilizing capacitors

Connect capacitors between VDD and VSS pins to eliminate ripple and noise included in power supply. For maximum effect, the capacitors should be placed at a shortest distance between the pins.

2) AGND stabilizing capacitors

It is recommended that capacitors with $1 \mu \mathrm{~F}$ or lager be connected between VSS and the AGND and AGNDIN pins to stabilize the AGND signal. The capacitors must be placed as close to the pins as possible.

3) BIAS pin

4) VREFA output

It is recommended that capacitors with 220 nF or lager be connected between AVSS and VREFA pin to stabilize the VREFA signal. The capacitors must be placed as close to the pins as possible.

5) VREFD output

It is recommended that capacitors with 220nF or lager be connected between DVSS and VREFD pin to stabilize the VREFD signal. The capacitors must be placed as close to the pins as possible.

6) MIX

7) LOIN

8) Discriminator

9) Noise AMP

The following gives a sample configuration of a BPF when input frequency is 31 kHz . Some parameters can be calculated using following (1) to (3) equations.

(1) $\quad f_{0}=\frac{1}{2 \pi \sqrt{R_{3}\left(R_{1} / / R_{2}\right) \mathrm{C}_{2} \mathrm{C}_{3}}}$
(2) $\quad G_{v}=\frac{R_{3}}{2 R_{1}}$
(3) $\quad Q^{2}=\frac{R_{3}}{4\left(R_{1} / / R_{2}\right)}$
10) NECTO pin

Rise time of noise detection is proportionate to $\mathrm{C} 1=0.1 \mu \mathrm{~F}$ and internal resistance $75 \mathrm{k} \Omega$

11) RSSIOUT pin

12) DETO
Marking

[Contents of YWWL]
Y: Last digit of calendar year. (Year 2011->1, 2012->2)

WW: Manufacturing week number.
L : Lot identification, given to each product lot which is made in a week. LOT ID is given in alphabetical order (A, B, C...).Mechanical Outline
Package:32pin QFN ( $4.0 \times 4.0 \times 0.7 \mathrm{~mm}, 0.4 \mathrm{~mm}$ pitch)


Note) The exposure pad(Exposed Pad) of the center of the package back is connected to opening or VSS.

## IMPORTANT NOTICE

0. Asahi Kasei Microdevices Corporation ("AKM") reserves the right to make changes to the information contained in this document without notice. When you consider any use or application of AKM product stipulated in this document ("Product"), please make inquiries the sales office of AKM or authorized distributors as to current status of the Products.
1. All information included in this document are provided only to illustrate the operation and application examples of AKM Products. AKM neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of AKM or any third party with respect to the information in this document. You are fully responsible for use of such information contained in this document in your product design or applications. AKM ASSUMES NO LIABILITY FOR
ANY LOSSES INCURRED BY YOU ORTHIRD PARTIES ARISING FROM THE USE OF SUCH INFORMATION IN YOUR PRODUCT DESIGN OR APPLICATIONS.
2. The Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact, including but not limited to, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosións, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for the above use unless specifically agreed by AKM in writing.
3. Though AKM works continually to improve the Product's quality and reliability, you are responsible for complying with safety standards and for providing adequate designs and safeguards for your hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of the Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption.
4. Do not use or otherwise make available the Product or related technology or any information contained in this document for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). When exporting the Products or related technology or any information contained in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. The Products and related technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
5. Please contact AKM sales representative for details as to environmental matters such as the RoHS compatibility of the Product. Please use the Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances including without limitation, the EU RoHS Directive. AKM assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.
6. Resale of the Product with provisions different from the statement and/or technical features set forth in this document shall immediately void any warranty granted by AKM for the Product and shall not create or extend in any manner whatsoever, any liability of AKM.
7. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of AKM.
-Related Parts

| Part\# | Discription | Comments |
| :---: | :---: | :---: |
| Mixer |  |  |
| AK1220 | 100MHz 900MHz High Linearity Down Conversion Mixer | IIP3:+22dBm |
| AK1222 | 100MHz 900MHz Low Power Down Conversion Mixer | IDD: 2.9 mA |
| AK1224 | 100MHz 900MHz Low Noise, High Liniarity Down Conversion Mixer | NF:8.5dB, IIP3:+18dBm |
| AK1228 | 10MHz~2GHz Up/Down Conversion Mixer | 3V Supply, NF:8.5dB |
| AK1221 | $0.7 \mathrm{GHz} \sim 3.5 \mathrm{GHz}$ High Linearity Down Conversion Mixer | IIP3:+25dBm |
| AK1223 | 3GHz~8.5GHz High Linearity Down Conversion Mixer | IIP3:+13dB, NF:15dB |
| PLL Synthesizer |  |  |
| AK1541 | 20MHz~600MHz Low Power Fractional-N Synthesizer | IDD:4.6mA |
| AK1542A | 20MHz~600MHz Low Power Integer-N Synthesizer | IDD: 2.2 mA |
| AK1543 | $400 \mathrm{MHz} \sim 1.3 \mathrm{GHz}$ Low Power Fractional-N Synthesizer | IDD: 5.1 mA |
| AK1544 | $400 \mathrm{MHz} \sim 1.3 \mathrm{GHz}$ Low Power Integer-N Synthesizer | IDD: 2.8 mA |
| AK1590 | 60MHz $\sim 1 \mathrm{GHz}$ Fractional-N Synthesizer | IDD: 2.5 mA |
| AK1545 | $0.5 \mathrm{GHz} \sim 3.5 \mathrm{GHz}$ Integer-N Synthesizer | 16-TSSOP |
| AK1546 | $0.5 \mathrm{GHz} \sim 3 \mathrm{GHz}$ Low Phase Noise Integer-N Synthesizer | Normalized C/N:-226dBc/Hz |
| AK1547 | $0.5 \mathrm{GHz} \sim 4 \mathrm{GHz}$ Integer-N Synthesizer | 5V Supply |
| AK1548 | 1GHz~8GHz Low Phase Noise Integer-N Synthesizer | Normalized C/N:-226dBc/Hz |
| IFVGA |  |  |
| AK1291 | 100~300MHz Analog Signal Control IF VGA w/ RSSI | Dynamic Range:30dB |
| integrated VCO |  |  |
| AK1572 | 690MHz~4GHz Down Conversion Mixer with Frac.-N PLL and VCO | $\begin{aligned} & \text { IIP3:24dBm, } \\ & -111 \mathrm{dBc} / \mathrm{Hz} @ 100 \mathrm{kHz} \end{aligned}$ |
| AK1575 | 690MHz~4GHz Up Conversion Mixer with Frac.-N PLL and VCO | $\begin{aligned} & \text { IIP3:24dBm, } \\ & -111 \mathrm{dBc} / \mathrm{Hz} @ 100 \mathrm{kHz} \end{aligned}$ |
| IF Reciever (2nd Mixer + IF BPF + FM Detector) |  |  |
| AK2364 | Built-in programmable AGC+BPF, FM detector IC | IFBPF: $\pm 10 \mathrm{kHz} \sim \pm 4.5 \mathrm{kHz}$ |
| AK2365A | Built-in programmable AGC+BPF, IFIC | IFBPF: $\pm 7.5 \mathrm{kHz} \sim \pm 2 \mathrm{kHz}$ |
| Analog BB for PMR/LMR |  |  |
| AK2345C | CTCSS Filter, Encoder, Decoder | 24-VSOP |
| $\begin{aligned} & \hline \text { AK2360/ } \\ & \text { AK2360A } \end{aligned}$ | Inverted frequency(3.376kHz/3.020kHz) scrambler | 8-SON |
| AK2363 | MSK Modem/DTMF Receiver | 24-QFN |
| AK2346B | 0.3-2.55/3.0kHz Analog audio filter, | 24-VSOP |
| AK2346A | Emphasis, Compandor, scrambler, MSK Modem | 24-QFN |
| AK2347B | $0.3-2.55 / 3.0 \mathrm{kHz}$ Analog audio filter <br> Emphasis, Compandor, scrambler, CTCSS filter | 24-VSOP |
| Function IC |  |  |
| AK2330 | 8-bit 8ch Electronic Volume | VREF can be selected for each channel |
| AK2331 | 8-bit 4ch Electronic Volume | VREF can be selected for each channel |

Asahi Kasei Microdevices Corporation ("AKM") reserves the right to make changes to the information contained in this document without notice. When you consider any use or application of AKM product stipulated in this document, please make inquiries the sales office of AKM or authorized distributors as to current status of the Products.

